# Dual Mode DisplayPort ${ }^{\text {mw }}$ to DVI/HDMI ${ }^{\text {mw }}$ Electrical Bridge (Level Shifter) 

## Features

$\rightarrow$ Converts low-swing AC coupled differential input to $\mathrm{HDMI}^{\text {™ }}$ rev 1.3 compliant open-drain current steering Rx terminated differential output
$\rightarrow$ HDMI Level shifting operation up to 2.5 Gbps per lane (250MHz pixel clock)
$\rightarrow$ Integrated 50 -ohm termination resistors for AC-coupled differential inputs.
$\rightarrow$ Enable/Disable feature to turn off TMDS outputs to enter low-power state.
$\rightarrow$ Output slew rate control on TMDS outputs to minimize EMI
$\rightarrow$ Integrated Passive DDC level shifters (3.3V source to 5 V sink)
$\rightarrow$ Transparent operation: no re-timing or configuration required
$\rightarrow$ Level shifter for HPD signal from HDMI/DVI connector
$\rightarrow$ Integrated pull-down on HPD_sink input guarantees "input low" when no display is plugged in
$\rightarrow 3.3 \mathrm{~V}$ Power supply required
$\rightarrow$ TMDS output enable control
$\rightarrow$ ESD protection on all I/O pins

- 4 kV HBM
- $\pm 8 \mathrm{kV}$ contact ESD protection on the following pins
$\rightarrow$ OUT_Dx $\pm$
$\rightarrow$ SDA_SINK, SCL_SINK
$\rightarrow$ HPD_SINK
$\rightarrow$ Packaging ( Pb -free \& Green available): - $48 \mathrm{TQFN}, 7 \mathrm{~mm} \times 7 \mathrm{~mm}(\mathrm{ZBE})$


## Description

Pericom Semiconductor's PI3VDP411LSR provides the ability to use a Dual-mode DisplayPort ${ }^{\text {tw }}$ transmitter in $\mathrm{HDMI}^{\text {mw }}$ mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP411LSR converts this AC coupled signal into an HDMI rev 1.3 compliant signal with proper signal swing. This conversion is automatic and transparent to the user.

The PI3VDP411LSR supports up to 2.5 Gbps , which provides 12bits of color depth per channel, as indicated in HDMI rev 1.3.

## Pin Configuration (48-Pin TQFN)



## Block Diagram



| Pin | Name | I/O Type | Descriptions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1,5,12,18,24,27 \\ & 31,36,37,43 \end{aligned}$ | GND | POWER | GROUND |  |  |
| $\begin{aligned} & 2,11,15,21,26,33 \\ & 40,46 \end{aligned}$ | VDD | POWER | POWER, $3.3 \mathrm{~V} \pm 10 \%$ |  |  |
| 3 | SR0 | I | Slew Rate Control. Acceptable connections to SR0 pin are: resistor to 3.3 V or short to GND. (internal $200 \mathrm{~K} \Omega$ pull-LOW) |  |  |
| 4 | SR1 | I | Slew Rate Control. Acceptable connections to SR1 pin are: resistor to 3.3 V or short to GND. (internal $200 \mathrm{~K} \Omega$ pull-LOW) |  |  |
| 6, 10, 34, 35 | NC | O | No Connect |  |  |
| 7 | HPD_SOURCE | O | HPD_SOURCE: 0V to 3.3 V (nominal) output signal. HPD_Sink input can be as high as 5 V and then HPD_Source will output no higher than 3.3V. |  |  |
| 8 | SDA_SOURCE | I/O | 3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SDA_SINK through voltage limiting integrated NMOS passgate. |  |  |
| 9 | SCL_SOURCE | I/O | 3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SCL_SINK through voltage-limiting integrated NMOS passgate |  |  |
| 13 | OUT_D4+ | O | HDMI 1.3 compliant TMDS output. OUT_D4+ makes a differential output signal with OUT_D4-. |  |  |
| 14 | OUT_D4- | O | HDMI 1.3 compliant TMDS output. OUT_D4- makes a differential output signal with OUT_D4+ |  |  |
| 16 | OUT_D3+ | O | HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3-. |  |  |
| 17 | OUT_D3- | O | HDMI 1.3 compliant TMDS output. OUT_D3- makes a differential output signal with OUT_D3+ |  |  |
| 19 | OUT_D2+ | O | HDMI 1.3 compliant TMDS output. OUT_D2+ makes a differential output signal with OUT_D2-. |  |  |
| 20 | OUT_D2- | O | HDMI 1.3 compliant TMDS output. OUT_D2- makes a differential output signal with OUT_D2+ |  |  |
| 22 | OUT_D1+ | O | HDMI 1.3 compliant TMDS output. OUT_D1+ makes a differential output signal with OUT_D1-. |  |  |
| 23 | OUT_D1- | O | HDMI 1.3 compliant TMDS output. OUT_D1- makes a differential output signal with OUT_D1+ |  |  |
| 25 | OE\# | I | Enable for IN_Dx to OUT_Dx level shifter path. |  |  |
|  |  |  | OE\# | IN_D Termination | OUT_D Outputs |
|  |  |  | 1 | $>100 \mathrm{~K} \Omega$ | High-Z |
|  |  |  | 0 | $50 \Omega$ | Active |
| 28 | SCL_SINK | I/O | 5V DDC Clock I/O. Pulled up by external termination to 5V. Connected to SCL_SOURCE through voltage limiting integrated NMOS passgate. |  |  |


| Pin | Name | I/O Type | Descriptions |  |
| :---: | :---: | :---: | :---: | :---: |
| 29 | SDA_SINK | I/O | 5 V DDC Data I/O. Pulled up by external termination to 5 V . Connected to SDA_SOURCE through voltage limiting integrated NMOS passgate. |  |
| 30 | HPD_SINK | I | Low Frequency, 0V to 5 V (nominal) input signal. This signal comes from the TMDS connector. Voltage High indicates "plugged" state; voltage low indicated "unplugged". HPD_SINK is pulled down by an integrated 100 K ohm pull-down resistor. |  |
|  |  |  | Enables bias voltage to the DDC passgate level shifter gates. (May be implemented as a bias voltage connection to the DDC pass gates themselves.) |  |
| 32 | DDC_EN | I | DDC_EN | Passgate |
|  |  |  | 0V | Disable |
|  |  |  | 3.3 V | Enable |
| 38 | IN_D1- | I | Low-swing diff input from DP Tx outputs. IN_D1- makes a differential pair with IN_D1+. |  |
| 39 | IN_D1+ | I | Low-swing diff input from DP Tx outputs. IN_D1+ makes a differential pair with IN_D1-. |  |
| 41 | IN_D2- | I | Low-swing diff input from DP Tx outputs. IN_D2- makes a differential pair with IN_D2+. |  |
| 42 | IN_D2+ | I | Low-swing diff input from DP Tx outputs. IN_D2+ makes a differential pair with IN_D2-. |  |
| 44 | IN_D3- | I | Low-swing diff input from DP Tx outputs. IN_D3- makes a differential pair with IN_D3+. |  |
| 45 | IN_D3+ | I | Low-swing diff input from DP Tx outputs. IN_D3+ makes a differential pair with IN_D3-. |  |
| 47 | IN_D4- | I | Low-swing diff input from DP Tx outputs. IN_D4- makes a differential pair with IN_D4+. |  |
| 48 | IN_D4+ | I | Low-swing diff input from DP Tx outputs. IN_D4+ makes a differential pair with IN_D4-. |  |

Absolute Maximum Ratings (Over operating free-air temperature range)

| Item | Rating |
| :--- | :--- |
| Supply Voltage to Ground Potential | 5.5 V |
| All Inputs and Outputs | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ambient Operating Temperature | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Soldering Temperature | $260^{\circ} \mathrm{C}$ |

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Ambient Operating Temperature | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply Voltage (measured in respect to GND) | +3.0 |  | +3.6 | V |

Table: Power Supplies and Temperature Range

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{\text {DD }}$ | $3.3 V$ Power supply | 3.0 | 3.3 | 3.6 | V |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Max Current |  |  | 100 | mA |  |
| $\mathrm{I}_{\mathrm{CCQ}}$ | Standby Current |  |  | 2 | mA | OE\# = HIGH |
| T $_{\text {CASE }}$ | Case temperature range <br> for operation with spec. | -40 |  | 85 | Celsius $\left({ }^{\circ}\right)$ |  |

Table: Differential Input Characteristics for IN_Dx signals

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {bit }}$ | Unit Interval | 360 |  |  | ps | $\mathrm{T}_{\text {bit }}$ is determined by the display mode. Nominal bit rate ranges from 250 Mbps to 2.5 Gbps per lane. Nominal Tbit at $2.5 \mathrm{Gbps}=400 \mathrm{ps} .360 \mathrm{ps}=$ 400ps-10\% |
| VRX_DIFF | Input Differential Voltage level | 0.175 |  | 1.200 | V | See note 1 below |
| $\mathrm{T}_{\mathrm{RX} \text { _EYE }}$ | Minimum Eye Width at IN_D input pair | 0.8 |  |  | $\mathrm{T}_{\text {bit }}$ | The level shifter may add a maximum of 0.02 UI jitter $(400 * 0.02)=8 \mathrm{ps}$ |
| $\mathrm{V}_{\text {CM-ACp-p }}$ | AC Peak Common Mode Input Voltage |  |  | 100 | mV | See note 2 below |
| ZRX_DC |  | 40 | 50 | 60 | $\Omega$ | Required IN_D+ as well as IN_D- DC impedance ( $50 \pm 20 \%$ tolerance). |
| ZRX-Bias |  | 0 |  | 2.0 | V | Intended to limit power-up stress on chipset's PCIE output buffers. |
| $\mathrm{Z}_{\mathrm{RX}} \mathrm{HIGH}-\mathrm{Z}$ |  | 100 |  |  | k $\Omega$ | Differential inputs must be in a high impedance state when OE\# is HIGH. |

1. VRX-DIFF $=2 \mathrm{x}\left|\mathrm{V}_{\text {RX-D }}-\mathrm{V}_{\text {RX-D }}-\right|$ Applies to IN_Dx signals
2. VCM-AC-p-p $=\mid$ VRX-D $-V_{R X}-D-\mid / 2-V_{R X}-C M-D C$

VRX-CM-DC $=\mathrm{DC}(\operatorname{avg})$ of $\left|V_{R X-D}+V_{\text {RX-D }}-\right| / 2$
VCM-AC-p-p includes all frequencies above 30 kHz .

## TMDS Outputs

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.
The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

Truth Table (Slew Rate control function)

| SR1 | SR0 | Rise/Fall Time (Typ) |
| :--- | :--- | :--- |
| 1 | 1 | 140 ps |
| 1 | 0 | 130 ps |
| 0 | 1 | 120 ps |
| 0 | 0 | 110 ps |

## Test Setup Condition

$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, Ambient temperture $25^{\circ} \mathrm{C}$
Rise/Fall time is from $20 \%$ to $80 \%$ on Rising/Falling edge
Date rate: 620 Mbps
Input: 1 V differential peak-to-peak clock pattern
Equalization : 3dB

Table 1: OE Pin Description

| OE\# | Device State | Comments |
| :---: | :---: | :---: |
| Asserted (low voltage) | Differential input buffers and output buffers enabled. Input impedance $=50 \Omega$ | Normal functioning state for IN_D to OUT_D level shifting function. |
| Unasserted (high voltage) | Low-power state. <br> - Differential input buffers and termination are disabled. <br> - Differential inputs are in a high impedance state. <br> - OUT_D level-shifting outputs are disabled. <br> - OUT_D level-shifting outputs are in high impedance state. <br> - Internal bias currents are turned off. | Intended for lowest power condition when: <br> - No display is plugged in or <br> - The level shifted data path is disabled HPD_SINK input and HPD_SOURCE output are not affected by OE\# SCL_ SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE\# |

Table 2: Differential Output Characteristics for TMDS_OUT signals

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ | Single-ended high level output voltage | $\mathrm{V}_{\mathrm{DD}}-10 \mathrm{mV}$ | VDD | V ${ }_{\text {DD }}+10 \mathrm{mV}$ | V | $V_{D D}$ is the DC termination voltage in the HDMI or DVI Sink. $\mathrm{V}_{\mathrm{DD}}$ is nominally 3.3 V |
| $\mathrm{V}_{\mathrm{L}}$ | Single-ended low level output voltage | VDD-600mV | VDD-500mV | VDD-400mV | V | The open-drain output pulls down from $V_{D D}$. |
| Vswing | Single ended output swing voltage | 425 | 500 | 600 | mV | Swing down from TMDS termination voltage ( $3.3 \mathrm{~V} \pm 10 \%$ ) |
| Ioff | Single-ended current in high-Z state |  |  | 50 | $\mu \mathrm{A}$ | Measured with TMDS outputs pulled up to V ${ }_{\text {DD }}$ Max _(3.6V) through $50 \Omega$ resistors. |
| Tskew-intra | Intra-pair differential skew |  |  | 30 | ps | This differential skew budget is in addition to the skew presented between D+ and D-paired input pins. HDMI revision 1.3 source allowable intrapair skew is $0.15 \mathrm{~T}_{\text {bit }}$. |
| Tskew-inter | Inter-pair lane-to-lane output skew |  |  | 100 | ps | This lane-to-lane skew budget is in addition to skew between differential input pairs |
| $\mathrm{T}_{\text {IIT }}$ | Jitter added to TMDS signals |  |  | 25 | ps | Jitter budget for TMDS signals as they pass through the level shifter. $25 \mathrm{ps}=0.056 \mathrm{~T}_{\text {bit }}$ at 2.25 Gb/s |

## TMDS output oscillation elimination

The inputs do not incorporate a squelch circuit. Therefore, we recommend the input to be externally biased to prevent output oscillation. Pericom recommends to add a 1.5 Kohm pull-up to the CLK- input.


TMDS Input Fail-Safe Recommendation

Table 3: HPD Characteristics

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH-HPD }}$ | Input High Level | 2.0 | 5.0 | 5.3 | V | Low-speed input changes state on cable plug/ unplug |
| $\mathrm{V}_{\text {IL-HPD }}$ | HPD_sink Input Low Level | 0 |  | 0.8 | V |  |
| IIN-HPD | HPD_sink Input Leakage Current |  |  | 70 | $\mu \mathrm{A}$ | Measured with HPD_sink at $\mathrm{V}_{\text {IH-HPD }}$ max and $V_{\text {IL-HPD }}$ min |
| VOH-HPD | HPD_source Output <br> High-Level | 2.5 |  | V ${ }_{\text {DD }}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}(\mathrm{MIN}) /-8 \mathrm{~mA}(\mathrm{MAX}) \end{aligned}$ |
| Vol-HPD | HPD_source Output LowLevel | 0 |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}(\mathrm{MIN}) / 8 \mathrm{~mA}(\mathrm{MAX})$ |
| $\mathrm{T}_{\text {HPD }}$ | HPD_sink to HPD_source propagation delay |  |  | 200 | ns | Time from HPD_sink changing state to HPD_source changing state. Includes HPD_ source rise/fall time |
| $\mathrm{T}_{\mathrm{RF} \text { - } \mathrm{HPDB}}$ | HPD_source rise/ fall time | 1 |  | 20 | ns | Time required to transition from $\mathrm{V}_{\mathrm{OH}-\mathrm{HPDB}}$ to Vol-hpdb or from Vol-hpdb to $V_{\text {OH-Hpdb }}$ |

Table 4: OE\# Input, DDC_EN

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\text {IH }}$ | Input High Level | 2.0 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V | TMDS enable input changes state on cable <br> plug/unplug |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level | 0 |  | 0.8 | V |  |
| $\mathrm{I}_{\text {IN }}$ | Input Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | Measured with input at $\mathrm{V}_{\text {IH-EN }}$ max <br> $\mathrm{V}_{\text {IL-EN }}$ min |

Table 5: Termination Resistor

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $R_{\text {HPD }}$ | HPD_sink input pull- <br> down resistor. | 100 K |  |  | $\Omega$ | Guarantees HPD_sink is LOW when no <br> display is plugged in. |



TOP VIEW


BOTTOM VIEW


- 0.28 (48x)

RECOMMENDED LAND PATTERN (TOP VIEW)


DATE: 02/11/09

DESCRIPTION: 48-Pin, Thin Fine Pitch Quad Flat No-Lead (TQFN) PACKAGE CODE: ZB48
DOCUMENT CONTROL \#: PD-2080

Note:

- For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php


## Ordering Information

| Ordering Code | Package Code | Package Type |
| :--- | :--- | :--- |
| PI3VDP411LSRZBE | ZB | Pb-free \& Green, 48-pin TQFN |

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2. $\mathbf{E}=\mathbf{P b}$-free and Green
3. Adding an X suffix = Tape/Reel
